

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/532,249	04/22/2005	Kenji Maruyama	050256	1069
23850 VBATZ OUD	7590 01/08/2008 JTOS & HANSON I I D		EXAMINER	
KRATZ, QUINTOS & HANSON, LLP 1420 K Street, N.W.		FULK, STEVEN J		
Suite 400 WASHINGTO	N DC 20005		ART UNIT PAPER NUMBER	
WASIMIOTO	14, 150 20003		2891	
		•		
			MAIL DATE	DELIVERY MODE
			01/08/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

			25/
	Application No.	Applicant(s)	<u> </u>
	10/532,249	MARUYAMA ET AL.	
Office Action Summary	Examiner	Art Unit	
	Steven J. Fulk	2891	
The MAILING DATE of this communication Period for Reply	ation appears on the cover sheet w	ith the correspondence address	
A SHORTENED STATUTORY PERIOD FOI WHICHEVER IS LONGER, FROM THE MA - Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this commun - If NO period for reply is specified above, the maximum statu - Failure to reply within the set or extended period for reply wil Any reply received by the Office later than three months afte earned patent term adjustment. See 37 CFR 1.704(b).	ILING DATE OF THIS COMMUNI 37 CFR 1.136(a). In no event, however, may a sication. tory period will apply and will expire SIX (6) MON II, by statute, cause the application to become A	CATION. reply be timely filed ITHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed	on 23 October 2007		
	This action is non-final.		
3) Since this application is in condition fo closed in accordance with the practice			
Disposition of Claims			
4)⊠ Claim(s) <u>1-23</u> is/are pending in the ap	plication.		
4a) Of the above claim(s) is/are	withdrawn from consideration.		
5) Claim(s) is/are allowed.		•	
6)⊠ Claim(s) <u>1,2 and 4-23</u> is/are rejected.			
7)⊠ Claim(s) <u>3</u> is/are objected to.			
8) Claim(s) are subject to restriction	on and/or election requirement.		
Application Papers			
9) ☐ The specification is objected to by the	Examiner.		
10)⊠ The drawing(s) filed on 22 April 2005 is	s/are: a)⊠ accepted or b)□ obje	cted to by the Examiner.	
Applicant may not request that any objecti			
Replacement drawing sheet(s) including the	ne correction is required if the drawing	(s) is objected to. See 37 CFR 1.121(d).	
11)☐ The oath or declaration is objected to b	by the Examiner. Note the attache	d Office Action or form PTO-152.	
Priority under 35 U.S.C. § 119			
12)⊠ Acknowledgment is made of a claim fo a)⊠ All b)☐ Some * c)☐ None of:	r foreign priority under 35 U.S.C.	3 119(a)-(d) or (f).	
1.⊠ Certified copies of the priority do	ocuments have been received.	·	
	ocuments have been received in A	pplication No	
3. Copies of the certified copies of	the priority documents have been	received in this National Stage	
application from the International	al Bureau (PCT Rule 17.2(a)).	·	
* See the attached detailed Office action	for a list of the certified copies not	received.	
•			
Attachment(s)			
1) Notice of References Cited (PTO-892)		Summary (PTO-413)	
 2) Notice of Draftsperson's Patent Drawing Review (PTC3) Information Disclosure Statement(s) (PTO/SB/08) 		s)/Mail Date nformal Patent Application	
Paper No(s)/Mail Date	6) Other:	• • • • • • • • • • • • • • • • • • • •	

DETAILED ACTION

Claim Objections

1. Claims 1-3 are objected to because of the following informalities: Claims 1-3 recite the limitation "the other circuit of the semiconductor device". There is insufficient antecedent basis for the limitation "the other circuit of the semiconductor device" in the claims. Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1, 4, 5 and 9-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takeshi et al. (Abstract JP8186235) in view of Mirkarimi et al. '094.
 - a. Regarding claims 1, 4, 5 and 9, Takeshi et al. discloses a method of producing a semiconductor device incorporating a capacitor structure that includes a ferroelectric thin film, comprising: forming, on a single crystalline substrate (figure A, memory capacitor part 10) having a surface suited for growing thereon a thin film layer of ferroelectric single crystal having a plane (111), an electrically conducting thin film that will form one electrode of the capacitor on the single crystalline substrate; forming a ferroelectric single

crystalline thin film containing Pb or a ferroelectric polycrystalline thin film containing Pb (PbZrTiO₃ layer 6, which would inherently be either single crystalline or polycrystalline); wherein the single crystalline substrate has a plane (111) on which the ferroelectric thin film is to be formed, or a single crystalline substrate having an offset angle from the plane (111) is used (the substrate would inherently have either a (111) plane or another plane that is offset from the (111) plane); and part of a circuit of a semiconductor device (metal bumps 1), to thereby fabricate a single crystalline substrate having the ferroelectric thin film containing Pb and the part of the circuit of the semiconductor device; and bonding the single crystalline substrate to another substrate (transistor part 20) on which the other circuit of the semiconductor device has been formed in advance, to couple the two circuits together to thereby obtain a semiconductor device incorporating a capacitor structure that includes a ferroelectric thin film (figure B).

Takeshi et al. does not explicitly disclose the ferroelectric thin film to have a plane (111) in parallel with the surface of the substrate. Mirkarimi et al. teaches a ferroelectric memory device wherein the ferroelectric thin film has a (111) orientation. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the (111) oriented thin film of Mirkarimi et al. as the thin film of Takeshi et al. One would have been motivated to do this because Mirkarimi et al. taught that the (111) orientation of PZT minimized the electromechanical coefficient of the material, thus minimizing physical distortion of the layer and preventing

damage to the memory device (Mirkarimi et al., col. 1, lines 14-35 and col. 2, lines 20-28).

b. Regarding claim 10, Takeshi et al. discloses all of the elements of the claims as set forth in paragraph 3a above, but the reference does not explicitly disclose the electrically conducting thin film to be formed of Pt, Ir, Ti, Ru or an oxide thereof. Mirkarimi et al. teaches the use of Pt or Ir as the electrically conducting thin film.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the Pt or Ir electrode material of Mirkarimi et al. in the method of Takeshi et al. One would have been motivated to do this because Mirkarimi et al. taught that Pt and Ir were conventionally electrode materials used with ferroelectric capacitors due to their lattice constants being similar to the ferroelectric materials (Mirkarimi et al., col. 3, line 64 – col. 4, line 1), thus reducing strain between the layers and improving the performance of the device.

c. Regarding claims 11 and 12, Takeshi et al. discloses all of the elements of the claims as set forth in paragraph 3a above, but the reference does not explicitly disclose the substrate to comprise single crystalline silicon having a plane {111}, {100} or offset from {111} or {100}. Mirkarimi et al. teaches the use of a silicon substrate, which would inherently have a plane {111}, {100} or offset from {111} or {100}.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the substrate of Mirkarimi et al. in the

method of Takeshi et al. because single crystalline silicon was a well known, conventional substrate used in semiconductor manufacturing due to its process compatibility and low cost.

4. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Takeshi et al. (Abstract JP8186235) in view of Mirkarimi et al. '094, and further in view of Adkisson et al. '202.

Takeshi et al. in view of Mirkarimi et al. teach all the elements of the claim as set forth above, and Takeshi et al. also discloses patterning the thin film layer to thereby form isolated ferroelectric thin films of a predetermined shape on the single crystalline substrate, forming one electrode of a capacitor of a predetermined shape positioned on the ferroelectric thin film, but the references do not explicitly disclose removing the single crystalline substrate to expose the ferroelectric thin film, and forming another electrode of the capacitor on the ferroelectric thin film that is exposed.

Adkisson et al. teaches a method of forming a ferroelectric capacitor device wherein a ferroelectric thin film (fig. 1b, 30) is formed on a single crystalline substrate (24), the single crystalline substrate is bonded to another substrate having a circuit formed in advance (fig. 1a, 10; fig. 1c), and the single crystalline substrate is removed (fig. 1d). It would have been obvious to one of ordinary skill in the art at the time the invention was made to remove the single crystalline substrate in the method of Takeshi et al. in view of Mirkarimi et al. as taught by Adkisson et al. One would have been motivated to do this because removing the single crystalline substrate allowed the top of the ferroelectric device to be

Art Unit: 2891

contacted by an electrode and connected to peripheral circuitry, thus allowing the device to perform its intended function.

5. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Takeshi et al. (Abstract JP8186235) in view of Mirkarimi et al. '094, and further in view of Kim et al. '371.

Takeshi et al. in view of Mirkarimi et al. teach all the elements of the claim as set forth above, but the references do not explicitly disclose the substrate to be MgO or SrTiO₃. Kim et al. discloses a ferroelectric capacitor device wherein the substrate is MgO (fig. 1a, 11). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the MgO substrate of Kim et al. in the method as taught by Takeshi et al. in view of Mirkarimi et al. One would have been motivated to do this because MgO was a conventional substrate used with PZT material due to its similar lattice constant.

6. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Takeshi et al. (Abstract JP8186235) in view of Mirkarimi et al. '094, and further in view of Greenwald et al. '026.

Takeshi et al. in view of Mirkarimi et al. teaches all the elements of the claim as set forth above, but the references do not explicitly disclose the substrate to be an $a-Al_2O_3$ single crystalline substrate having a plane (0001) on which the ferroelectric thin film is to be formed, or an $a-Al_2O_3$ single crystalline substrate having an offset angle from the plane (0001). Greenwald et al. discloses a ferroelectric capacitor device wherein the substrate is $a-Al_2O_3$ (fig. 1, 10), which would inherently have a plane (0001) or a plane offset from (0001). It would have

been obvious to one of ordinary skill in the art at the time the invention was made to use the $a-Al_2O_3$ substrate of Greenwald et al. in the method as taught by Takeshi et al. in view of Mirkarimi et al. One would have been motivated to do this because $a-Al_2O_3$ was a conventional substrate used with PZT material due to its similar lattice constant.

7. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Takeshi et al. (Abstract JP8186235) in view of Mirkarimi et al. '094, and further in view of Yamawaki et al. '774.

Takeshi et al. in view of Mirkarimi et al. teaches all the elements of the claim as set forth above, but the references do not explicitly disclose the substrate to be MgAl₂O₄. Yamawaki et al. discloses a ferroelectric capacitor device wherein the substrate is MgAl₂O₄ (fig. 4, 1). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the MgAl₂O₄ substrate of Yamawaki et al. in the method as taught by Takeshi et al. in view of Mirkarimi et al. One would have been motivated to do this because MgAl₂O₄ was a conventional substrate used with PZT material due to its similar lattice constant.

8. Claims 13-18 and 20-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takeshi et al. (Abstract JP8186235) in view of Mirkarimi et al. '094, and further in view of Li '254.

Takeshi et al. in view of Mirkarimi et al. teaches all the elements of the claim as set forth above, including an electrically conducting film that is a stack of Pt or Ir before forming the ferroelectric thin film, but the references do not explicitly disclose the epitaxially forming the ferroelectric thin film through a buffer layer of

MgO. Li teaches a method of epitaxially forming a ferroelectric thin film through a buffer layer of MgO. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the MgO buffer layer of Li in the method as taught by Takeshi et al. in view of Mirkarimi et al. One would have been motivated to do this because Li taught that a buffer layer provided excellent crystalline properties, such as high orientational properties, and excellent surface flatness of the ferroelectric thin film due to the surface flatness of the underlying layers (Li, ¶[0024]), thus improving the performance of the device.

9. Claims 19 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takeshi et al. (Abstract JP8186235) in view of Mirkarimi et al. '094, further in view of Li '254, and further in view of Lee et al. '705.

Takeshi et al. in view of Mirkarimi et al., and further in view of Li teaches all the elements of the claim as set forth above, including an electrically conducting thin film, but the references do not explicitly disclose the electrically conducting thin film to be formed of SrRuO₃, YBCO or LSCO. Lee et al. teaches a method of forming a ferroelectric thin film capacitor wherein the electrically conducting thin film is formed of SrRuO₃ or LSCO (col. 4, lines 36-40). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the SrRuO₃ or LSCO conducting film of Lee et al. in the method as taught by Takeshi et al. in view of Mirkarimi et al., and further in view of Li. One would have been motivated to do this because Lee taught that SrRuO₃ or LSCO were art recognized functional equivalents of Pt and Ir (Lee et al., col. 4, lines 36-40) (MPEP § 2144.06).

Response to Arguments

10. Applicant's arguments regarding claims 1, 2, 4, 5, 9-12, 19 and 23 have been fully considered but they are not persuasive. Applicant argues that JP'235 is not directed to a FRAM. This argument is not persuasive because the Applicant only claims a capacitor with a ferroelectric thin film, and does not specifically claim a FRAM. Regardless, JP'235 teaches a memory device that uses a ferroelectric film, and is therefore considered a FRAM.

Applicant argues that JP'235 is silent on the crystal orientation of the device, and that Mirkarimi is silent on the preparation of a capacitor section and a transition section, followed by the bonding thereof. In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986).

Applicant also argues that there is no suggestion to combine the references. The examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988)and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, the motivation to combine the references was taught by Mirkarimi, in that the (111) orientation of PZT minimized the electromechanical coefficient of the material, thus

minimizing physical distortion of the layer and preventing damage to the memory device (Mirkarimi et al., col. 1, lines 14-35 and col. 2, lines 20-28).

11. Applicant's arguments regarding claim 6 have been fully considered but they are not persuasive. Applicant argues that because a titanium oxide layer is formed over the single crystal MgO substrate, the MgO layer cannot be considered the substrate. This argument is not persuasive because regardless of what layers are formed over the MgO layer, it is the initial supporting layer, and is therefore the substrate for the PZT layer.

Applicant also argues that the Examiner's conclusion of obviousness is based upon improper hindsight reasoning. It must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. See *In re McLaughlin*, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971). In this case, the lattice constants of MgO, TiO and PZT were all known to be approximately 4 Å, and it is well known in art to match lattice constants to avoid stress damage.

12. Applicant's arguments with respect to claim 7 have been fully considered but they are not persuasive. Applicant argues that the Examiner has not provided a proper basis in fact and/or technical reasoning that the plane (0001) would be inherent in Greenwald's substrate. However, the claim recites "substrate having a plane (0001), or substrate having an offset angle from the plane (0001)". All

Art Unit: 2891

planes used of the substrate would either be a (0001) or offset from the plane (0001) (i.e., all other planes). Therefore, it is inherent that the substrate either has a (0001) plane or any other plane that is offset from (0001).

In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, the lattice constants of alumina, tin oxide and PZT were all known to be approximately 4 Å, and it is well known in art to match lattice constants to avoid stress damage.

13. Applicant's arguments with respect to claim 8 have been fully considered but they are not persuasive. In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988)and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, the lattice constants of MgAl₂O₄ and

Art Unit: 2891

PZT were all known to be approximately 4 Å, and it is well known in art to match lattice constants to avoid stress damage.

14. Applicant's arguments with respect to claims 13-18 and 20-22 have been fully considered but they are not persuasive. In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988)and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, Li taught that a buffer layer provided excellent crystalline properties, such as high orientational properties, and excellent surface flatness of the ferroelectric thin film due to the surface flatness of the underlying layers (Li, ¶[0024]) which would be applicable regardless of the starting substrate, thus improving the performance of the device.

Allowable Subject Matter

- 15. Claim 3 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 16. The following is a statement of reasons for the indication of allowable subject matter: a search of the prior art failed to disclose or reasonably suggest a method of producing a ferroelectric thin film capacitor comprising forming an electrically conducting thin film layer on a single crystalline substrate having through holes,

Art Unit: 2891

forming, on said electrically conducting thin film layer, ferroelectric thin film containing Pb and having a plane (111) in parallel with the surface of the substrate, patterning said electrically conducting thin film layer and said ferroelectric thin film layer to thereby form isolated ferroelectric thin films of a predetermined shape and one electrode of a capacitor of a predetermined shape, forming another electrode of the capacitor on said ferroelectric thin film, and forming part of a circuit of a semiconductor device so as to pass through the holes in said single crystalline substrate, to thereby fabricate a single crystalline substrate comprising a capacitor structure constituted by said ferroelectric thin film containing Pb and a pair of electrodes holding the ferroelectric thin film there between, as recited by claim 3.

Takeshi et al. (JP8186235), Mirkarimi et al. '094, Adkisson et al. '202, Kim et al. '371, Greenwald et al. '026, Yamawaki et al. '774, Li '254 and Lee et al. '705 disclose a method of forming a ferroelectric thin film capacitor, but the references do not teach the limitations of claim 3 as discussed above.

Conclusion

17. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be

calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

18. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven J. Fulk whose telephone number is (571) 272-8323. The examiner can normally be reached on Monday through Friday, 9:30am-6:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bill Baumeister can be reached on (571) 272-1722. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

19. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

221

Steven J. Fulk Patent Examiner Art Unit 2891

January 3, 2008

B. WILLIAM BAUMEISTER
SUPERVISORY PATENT ENAMINER
TECHNOLOGY CENTER 2800